

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 03/14/2005

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/827,067	10/827,067 04/19/2004		Naoto Kimura	NEC 19.740A	2361	
26304	7590	03/14/2005		EXAMINER		
		ZAVIS ROSE	THAI, LUAN C			
575 MADIS NEW YORI		NUE 0022-2585	ART UNIT	PAPER NUMBER		
	•			2829		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
		10/827,067	KIMURA, NAOTO) ·
Office Action S	ummary	Examiner	Art Unit	
		Luan Thai	2829	
The MAILING DATE of Period for Reply	this communication a	ppears on the cover sheet	with the correspondence ac	ddress
A SHORTENED STATUTOR	Y PERIOD FOR REP	I Y IS SET TO EXPIRE 3	MONTH(S) FROM	
THE MAILING DATE OF TH - Extensions of time may be available unafter SIX (6) MONTHS from the mailin - If the period for reply specified above i - If NO period for reply is specified above - Failure to reply within the set or extend Any reply received by the Office later the earned patent term adjustment. See 3	S COMMUNICATION of the provisions of 37 CFR 1 g date of this communication. Is less than thirty (30) days, a ree, the maximum statutory perior deperiod for reply will, by statution three months after the mail		a reply be timely filed hirty (30) days will be considered time DNTHS from the mailing date of this o ABANDONED (35 U.S.C. § 133).	
Status			,	
1) Responsive to commu	nication(s) filed on			
2a) This action is FINAL.		is action is non-final.		
3) Since this application is	s in condition for allow	ance except for formal ma	atters, prosecution as to the	e merits is
closed in accordance v	vith the practice under	Ex parte Quayle, 1935 C	.D. 11, 453 O.G. 213.	
Disposition of Claims				
4)⊠ Claim(s) <u>9-22</u> is/are pe	nding in the applicatio	n.		
4a) Of the above claim	s) is/are withdr	awn from consideration.		
5) Claim(s) is/are a	allowed.			•
6)⊠ Claim(s) <u>9,13-15,17 ar</u>	<u>d 21</u> is/are rejected.			
7)⊠ Claim(s) <u>10-12,16,18-2</u>	<u>20 and 22</u> is/are object	ted to.		
8) Claim(s) are sul	ject to restriction and	or election requirement.		
Application Papers				
9)☐ The specification is obje	ected to by the Examir	ner.		
10)⊠ The drawing(s) filed on	19 April 2004 is/are:	a)⊠ accepted or b)□ obj	ected to by the Examiner.	
Applicant may not reques	t that any objection to th	e drawing(s) be held in abey	ance. See 37 CFR 1.85(a).	
Replacement drawing she	eet(s) including the corre	ection is required if the drawir	ng(s) is objected to. See 37 C	FR 1.121(d).
11) The oath or declaration	is objected to by the I	Examiner. Note the attach	ed Office Action or form P	TO-152.
Priority under 35 U.S.C. § 119				
12) Acknowledgment is ma	_	gn priority under 35 U.S.C	§ 119(a)-(d) or (f).	
a)⊠ All b)□ Some * c)[•	
<u> </u>	*	nts have been received.		_
	•		Application No. <u>10/151,41</u>	•
•	•	-	en received in this National	Stage
• •		au (PCT Rule 17.2(a)).		
See the attached detaile	u Onice action for a lis	st of the certified copies no	д received.	
Add above and A		·		
Attachment(s) 1) Notice of References Cited (PTO-	302)	4) 🖂 Interder	v Summary (PTO-413)	
 Notice of References Cited (PTO-2) Notice of Draftsperson's Patent Dr 			o(s)/Mail Date	
3) Information Disclosure Statement(Paper No(s)/Mail Date 4/19,7/14&	s) (PTO-1449 or PTO/SB/0	8) 5) ☐ Notice o 6) ☐ Other: _	f Informal Patent Application (PT	O-152)

DETAILED ACTION

Priority

1. This application appears to be a continuation of Application No. 10/151,416, filed May 20, 2002.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

 (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 9 and 17 are rejected under 35 U.S.C. 102(e) as being anticipated by Ball (6,407,456) and Yamada et al. (6,476,502) separately.

The figures and reference numbers referred to in this office action are used merely to indicate an example of a specific teaching and are not to be taken as limiting.

Regarding claims 9 and 17, Ball (see specifically figures 4-5) disclose a semiconductor device comprising a board (16), first and second intermediate substrates (14A-14B) mounted on the board (16) apart from each other, and a first semiconductor chip (54) having a first surface (56) on which a plurality of first pads (58) are formed and a second surface (52) opposed to the first surface, the semiconductor chip (54) being

Application/Control Number: 10/827,067

mounted over the first and second intermediate substrates (14A-14B) in such a manner that a part of the second surface (52) of the semiconductor chip (54) faces the first intermediate substrate (14A) and another part of the second surface (52) of the semiconductor chip (54) faces the second intermediate substrate (14B). Ball further discloses a second semiconductor chip (70) having a third surface (74) on which a plurality of second pads (76) are formed and a fourth surface (68) which opposes the third surface, the second semiconductor chip (70) being mounted over the first and second intermediate substrates (14A-14B) in such a manner that a part of the fourth surface (68) faces the first intermediate substrate (14A) and another part of the fourth surface (68) faces the second intermediate substrate (14B).

Yamada et al. (see specifically figure 6) also teach a structure identical to Ball's structure device; therefore, the claimed structure in claims 9 and 17 are also rejected under 35 U.S.C. 102(e) as being anticipated by Yamada et al. for the similar reasons detailed above.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ball (6,407,456) and over Yamada et al. (6,476,502) separately.

Regarding claims 14-15, each of Ball and Yamada et al. discloses the claimed invention as detailed above except for specifying the first and second substrates being formed of a silicon substrate including electronic components formed therein.

Although Ball or Yamada does not explicitly teach the first and second substrates (14A-14B in Ball structure) or (48 in Yamada structure) being formed of a silicon substrate, these substrates are disclosed (by Ball and Yamada) as semiconductor dice (or chips), which are considered as electronic components. Moreover, die or dice of semiconductor chips comprise pieces separated from a wafer, which is well known to be made from silicon (e.g., semiconductor material). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the semiconductor dice or chips (in Ball or Yamada device) to be formed from silicon since silicon is known material for making dice.

6. Claims 13 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ball (6,407,456) and over Yamada et al. (6,476,502) separately.

Regarding claims 13 and 21, each of Ball and Yamada et al. discloses the claimed invention as detailed above except for specifying the shape (e.g., rectangular shape) and the size (e.g., either one side of the rectangular shape being less than 20 mm in length) of the first and second intermediate substrates.

However, a semiconductor die is commonly formed in a rectangular shape with at least one size less than 20 mm in length. It would have been obvious to one of ordinary skill in the art at the time the invention was made to select the first and second intermediate substrates (e.g., the semiconductor dice 14A-14B) to have their shape and

their dimension in the range as claimed since such claimed shape and dimension of a die are common in semiconductor art, and the dimension and the shape of the dice (or a semiconductor substrate) is an art recognized variable of importance which is subject to routine experimentation and optimization.

Note that the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising there from. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical.

Allowable Subject Matter

- 7. Claims 10-12, 16, 18-20 and 22 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 8. The following is a statement of reasons for the indication of allowable subject matter:

The prior art taken either singly or in combination fails to anticipate or fairly suggest: a) the first intermediate substrate having a plurality of first bonding pads and the second intermediate substrate having a plurality of second bonding pads, each of the first bonding pads of the first intermediate substrate being connected via a first wire to an associated one of the first pads of the first semiconductor chip, and each of the second bonding pads being connected via a second wire to an associated one of the first pads of the first semiconductor chip, as recited in claims 10 and 18; and b) the electronic components include at least one of a capacitor and a resistor, as recited in claims 16 and

Application/Control Number: 10/827,067 Page 6

Art Unit: 2829

22; especially when these limitations are considered within the specific combination

claimed.

Claims 11-12 and 19-20 are also objected to as being depend upon either objected

base claims 10, 16, 18 or 22.

9. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Luan Thai whose telephone number is 571-272-1935. The

examiner can normally be reached on 6:30 AM - 5:00 PM, Monday to Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Bradley W. Baumeister can be reached on 571-272-1722. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Luan Thai

Primary Examiner Art Unit 2829

March 7, 2005